High performance bootstrapped switch is critical to high speed analog-to-digital converters (ADCs). This paper presents a novel CMOS bootstrapped switch which achieves rail-to-rail input range with greatly reduced bootstrap capacitance while maintaining high speed based on the precharge technique and charge leakage control. The proposed scheme is implemented in a 65 nm CMOS technology. Simulation results demonstrate that the proposed bootstrapped switch can achieve full-swing input range at 200 MHz Nyquist with a chip area of 25 µm by 20 µm.
Introduction
The CMOS bootstrapped switch is widely used for sampling in ADC due to its higher overdrive voltage and better linearity [1, 2, 3, 4, 5] , compared to the non-bootstrapped switches. A classic bootstrapped switch is presented in [1] . However, it is not area-efficient as it requires a charge pump circuit including two extra capacitors. To be more compact, another widely-used bootstrapped switch in [2] eliminates the charge pump, yet the bootstrap capacitor is still large to keep the overdrive loss small due to the gate parasitic capacitive load. The precharge technique [3, 4] can greatly reduce the bootstrap capacitance, and increase the operating speed, but the input range is limited. In this paper, an improved scheme based on the precharge technique is proposed, which extends the input range to full swing without any sacrifice of area or speed.
This paper is organized as follows. Section 2 introduces the conventional precharge technique, and Section 3 describes the proposed precharge scheme, followed by the simulation results presented in Section 4. A conclusion is provided in Section 5. The operation scheme of the precharge technique in [3, 4] can be divided in three phases, precharge, track, and hold, as shown in Fig. 1 . During phase 1, the gate of M1 is charged directly to V DD via M6. This operation helps turn on M1 (or at least partially on) quickly. In phase 2, after V G1 approaches V DD , a bootstrap path (M2-C B -M3) is formed to track the input, lifting V G1 from V DD to V DD +V in . After the track phase, M7 and M8 conduct to the pull down V G1 , switching off M1 and holding the voltage in phase 3. Thanks to the introduction of precharge phase, the overdrive (V G1 -Vin) loss is restrained which necessitates a small C B . According to [3] , C B can be 25% that of the conventional way. The downsized C B leads to decreased area, increased bootstrap bandwidth, and steep track rising transient [4] .
Given the advantages in the precharge technique in [3, 4] described above, however, there are two limitations that make this topology not suitable for rail-to-rail input. On the one hand, as shown in Fig. 1 (c) , the voltage at G1 cannot exceed V DD +Vth otherwise M5 and M6 will be turned on inversely and the charge leakage occurs during the track phase. This implies the maximum achievable input voltage range is limited to 0 ∼ Vth. On the other hand, M7 at the input begins to cut off when Vin becomes larger than V DD -Vth. Both the aforementioned shortcomings prevent the topology from full-swing input applications. To overcome these problems, a novel CMOS bootstrapped switch is proposed in the next section, which achieves a railto-rail input range while maintaining the advantages in [3, 4] .
The proposed bootstrapped switch with precharge phase
The proposed topology (see Fig. 2 (a)) also utilizes the precharge phase to achieve higher speed and smaller area. In addition, full-swing input range is attained by eliminating any possible charge leakage even when Vin=V DD .
The operation of the proposed structure can be divided in three phases as well. Fig. 2 (c)-(e) illustrates each phase separately. When PreCh=1 as shown in Fig. 2 (c) , G1 is charged directly to V DD via M7 and M8. Meanwhile, M4 and M5 are off to preserve the charge in C B (stored in the last hold phase and V CB =V DD ). Meanwhile, the gates of M2 and M3 are tied high to block node X from connecting G1. During the track phase (Trk=1), the capacitor C B bootstraps M1 through M2 and the transmission gate TG1. In the hold phase, G1 is pulled down to ground via M11 and M12. Simultaneously, M4 and M5 are on to charge C B to V DD again.
In contrast to the topology in [4] , the input voltage swing for the proposed one can reach rail-to-rail without any charge leakage. This is realized by preventing M5 and M7 from being inversely turned on, as illustrated in Fig. 2 (a) and (d) . In terms of M5, X and G1 are tied together (so V GS =0) by turning on M2 in the track phase. To keep M2 fully on during tracking, V GS, M2 is designed to stay at V DD through the path of TG2 and C B . As for M7, the methods are applied in the same way.
Note that in the hold phase (See Fig. 2 (e) ), M3 and M10 are both off, leaving node Y floating. In case that M7 is improperly turned on with uncertain V Y , M8 are added in series with M7 to avoid a short circuit to V DD .
Besides, in case of pinch-off of a single NMOS for input voltage higher than V DD -Vth (see Section 2), the transmission gates TG1 and TG2 are used instead. To avoid reliability problems when V DS and V DB of the MOS transistors are greater than V DD with rail-to-rail input, the bulks of M2, M3, M5, and M7 are connected to their own sources. In addition, M9 and M11 are placed in series to M10 and M12 respectively for protection. Furthermore, thick oxide MOS transistors can also be utilized if necessary.
Simulation results
The proposed bootstrapped switch is designed and simulated in a 65 nm CMOS technology with a 1.2 V V DD . For comparison, the structure in [3] is implemented in the same process. The simulation results in Fig. 3 (a) show that the structure in [3] suffers from severe charge leakage when the bootstrap voltage is greater than V DD +Vth=1.6 V, so we can derive that the input voltage is over Vth (as discussed in Section 2). However, the proposed architecture endures a bootstrap voltage as high as 2*V DD . Fig. 3 (b) compares the linearity performances of the two bootstrapped switches. As can be seen, with a single-ended 1.2 Vp-p sine wave signal, the switch in [3] suffers from strong non-linearity, while the proposed bootstrapped switch still achieves a SFDR of greater than 73 dB, and THD of less than −72 dB. Table I demonstrates the robust SFDR performances under different process corners and temperatures. The high linearity makes the proposed switch especially suitable to ADCs with high reference voltage (e.g. V DD ) such as SAR ADCs. Compared to the structure in Fig. 1 (a) , the proposed one in Fig. 2 (a) has more parasitic capacitance at G1. Therefore, the practical capacitance of C B should be slightly larger than calculated value. For 100 MHz input bandwidth with the sampling capacitance 2 pF, C B is designed to be 240 fF, which is still quite small compared to that in conventional way. According to the layout, the total area is 25 µm by 20 µm, with 48% for bootstrap capacitor, 32% for the timing control circuit, 20% for others. Table II shows the comparisons on input range, sampling speed, and area, etc, among the proposed topology and previous works. 
Conclusions
A novel CMOS bootstrapped sampling switch is proposed in this paper. Based on the bootstrapped switch with precharge phase [3, 4] , and improved charge leakage control, the proposed architecture achieves a full-swing input range as well as high speed operation and small silicon area. Implemented and simulated in a 65 nm CMOS, the proposed bootstrapped CMOS switch successfully proves the validity of the new architecture.
